ARRANGEMENT OF THE INTEGRATED MULTIPLEX INTER-UNIT TESTING IN MESH-CONNECTED LOGICAL MULTICONTROLLERS

The article pays attention to the fact that one of the key challenges when developing logical multicontrollers is ensuring their fault tolerance and considers the task of arranging the operational embedded hardware-level test of mesh-connected multicontrollers to identify failures. A new approach to the multicontroller test based on the combination of self-test and mutual inter-unit test performed in multiplex mode is presented, which allows increasing the successful fault detection probability. Formal rules are defined for forming sets of testing and tested neighbours for each unit which are invariant to the location of the unit within the topological structure of the multicontroller and its dimension. It is shown that in contrast to the mutual inter-unit test mechanism, the same set of testing neighbours is used alternately to test the two units in multiplexed mode, and the result unit test is formed by applying the majority operation to the characteristics by all testing neighbours as well as by the tested unit itself in the course of its self-test. The formulae to determine the number of testing neighbours for each unit depending on the dimension of the multicontroller are given. The structural organization of the unit of bidimensional mesh-connected multicontroller equipped with the means of the integrated multiplex inter-unit testing is proposed. The configuration of the unit inputs and outputs indicating the methods of connecting multicontroller units is described; this configuration is required for implementing of the proposed approach to the arrangement of testing in two-dimensional multicontrollers. The analysis of the functioning of the unit of two-dimensional multicontroller when implementing a distributed testing procedure with the interaction of testing and tested neighbours is carried out. It is shown which additional inputs and outputs are necessary to carry out testing procedures in the multicontrollers of higher dimension.

матричные логические мультиконтроллеры, надежность, отказоустойчивость, аппаратный контроль, комбинированный мультиплексный межмодульный контроль, мажоритарная операция, mesh-connected logical multicontrollers, reliability, fault tolerance, hardware-level test, integrated multiplex inter-unit testing, majority operation

1. Емельянов С.Г., Зотов И.В., Титов В.С. Архитектура параллельных логических мультиконтроллеров. - М.: Высшая школа, 2009. - 233 с.

2. Takanami I. Built-in self-reconfiguring systems for fault tolerant mesh-connected processor arrays by direct spare replacement // Proc. IEEE Intl Symp. Defect and Fault Tolerance in VLSI Systems, 24-26 Oct. 2001. IEEE, 2001. - P. 134-142.

3. Дианов В.Н. Диагностика и надежность автоматических систем. - М.: МГИУ, 2005. - 160 с.

4. Черкесов Г.Н. Надежность аппаратно-программных комплексов. - СПб.: Питер, 2005. - 478 с.

5. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee. Embedded Deterministic Test // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. - 2004. - Vol.23, no. 5. - Pp. 776-792.

6. Sun-Yuan Hsieh, Chi-Ya Kao. The Conditional Diagnosability of k-Ary n-Cubes under the Comparison Diagnosis Model // IEEE Transactions on Computers. 2013. - Vol.62, no. 4. - Pp. 839-843.

7. Бредихин Р.В., Нян Лин, Зотов И.В. Об организации встроенного аппаратного взаимоконтроля в логических мультиконтроллерах // Изв. Вузов. Приборостроение. - 2013. - Т.56, №6. - С. 44-49.

8. Принципы организации встроенного аппаратного межмодульного взаимоконтроля в матричных логических мультиконтроллерах / И.В. Зотов, Р.В. Бредихин, Л.А. Лисицин, Нян Лин // Известия Юго-Западного государственного университета. Серия: Управление, вычислительная техника, информатика. Медицинское приборостроение. - 2013. - №1. - С. 202-208.

9. Jamil Samih Al-Azzeh, Michael E. Leonov, Dmitriy E. Skopin, Evgeny A. Titenko, Igor V. Zotov. The Organization of Built-in Hardware-Level Mutual Self-Test in Mesh-Connected VLSI Multiprocessors // International Journal on Information Technology. - 2015. - Vol.3, no. 2. - Pp. 29-33.